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I. INTRODUCTION
s
	
	
The primary objective of the Space Vehicle Viterbi Decoder project was to
design and fabricate an extremely low-power, constraint-length 7, rate 1/3 Viterbi
decoder brassboard capable of operating at information rates of up to 100 kb/s.
The brassboard was to be partitioned to facilitate a later transition to an LSI
version requiring even less power. Additional objectives included an evaluation
of the effect of soft-decision thresholds, path memory lengths and output selection
algorithms on the bit error rate and the comparison of a new branch synchronization
algorithm with a more conventional approach. The following pages describe in de-
tail the implementation of the decoder and its test set (including novel all-digital
noise source) and present the results of the various system tests and evalurtions.
The report concludes with a swmnary of the results obtained and with recommendations
for the implementation of the LSI version of this decoder.
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II. VITHRBI DECODER DUSIGN AND IMPLEMENTATION
The decoder configuration chosen for the baseline design is a series -
parallel implementation of the Viterbi decoding algorit hm, tailored to the rate
1/3, constraint length 7, Odenwalder convolutional code. This configuration
represents a compromise between a fully parallel decoder with lowest speed/power
requirements, and a series decoder with lower hardware requirements.
One of the key elements used to implement the decoder baseline design is a
random access memory (RAM). The organization of the RAM units was a determining
factor in selection of an 8 x 8 series /parallel configuration.
'
	
	
CMOS integrated circuits were chosen for implementing the decoder design to
minimize power requirements. The same logic functions can be uses in a later
LSI version of the decoder and implemented with either hybrid or monolithic tech-
nology.
2.1 General Description*
^.,	
The basic algorithm implemented by the decoder can be explained with the aid
p	
of the decoding algorithm flow chart, Figure 2-1, and the simplified decoder block
f	 diagram in Figure 2-2.
L
The branch metric calculator receives the quantized received code bits and
generates from the 64 metric increments, A S.
The input data representation is assumed to be such that the natural binary
progression corresponds to the progression from a "strong zero" to a "strong one"
(i.e., 000 = strong zero, 001 = moderately strong zero, 010 = moderately weak
zero, 011 = weak zero, 100 = weak one, 101 = moderately weak one, 110 = moderately
strong one, 111 = strong one). This representation was found to result in the
simplest overall implementation (if the actual demodulator output assumes some
other form, a simple format translator could easily be provided),
once the branch-metric 9ru;reN. its are generated, the add-compare-select (ACS)
circuit updates the metrics %5,xi ated with aach surviving path, compares each of
*The algorithm described in this section is particularized to those codes which,
like the one of interest here, have generators both beginning and ending with
the all-ones V-tuple, with 1/V the code rate.
i
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these metrics with that of its competitor, and selects the one with the smallest
metric. As indicated in Figure 2-1, the branch-metric increments d sl , and 0 S1;
for example, are added to the sums S  and S 33 which are stored in accumulation
memories Ax-low and Ax-high (cf. Figure 2-2). (Accumulation memories Ax-low and
Ax-high ano Ay-low and Ay-high are four separate memories with individual address
selection. hotted lines indicate that memory utilization alternates with each
cycle of decoder operation, a cycle ending with the generation of an information
bit (i = 32). Memories Ax-low and Ay-low contain locations one through 32, while
memories Ax-high and Ay-high contain locations 32 through 64.) A comparison is
performed on the outputs of the two adders and the lesser sum is stored in memory
Ay-low, location 1.
At the same time, the contents of the path memory are modified as follows:
If S1 + A S1
 is the lesser of the competitive metrics, path memory location B1
is read and the output from bits 1 through 31 are loaded into bits 2 through 32
of duplicate path memory location Rl, and a logic "0" is written into bit position
1. If S 33 + A S1
 is the lesser, path memory location B 33 is read and the output
from bits 1 through 31 are loaded into bits 2 through 32, and a logic "1" is
written into bit 1 of the duplicate path memory location Rl. (cf. Figure 2-2.
As with the accumulation memories, the dotted lB.nes here indicate that memory
utilization alternates with each cycle of decoder operation.)
The next step in the ACS unit is to interchange the roles of 'L S 1 and
Q S^. That is, S 1 is added to A S 1 and S 33 is added to A S 1 with the two
sums compared as before. I£ S 1 + A Y, is less than or equal to S 33 + Q S1,
then it is stored into Ay-low, location 2. Also, the contents of path memory
location B1 (bits 1-31) are stored in location R2 (bits 2-32) and bit 1 is
loaded with a logic "0". If S33 + A S1
 is the lesser, then that sum is stored
in Ay-low, location 2, and the contents of path memory location B33 are stored
in location R2, bits 2 through 32, with a logic "1" loaded into bit 1.
*The terms I^L Si and 0 Si
 here represent the metric increments corresponding to
complemented branch pattersn; i.e., if A S is the metric increment when the
received data are compared to the pattern xy , the 	 Si is that obtained where
these same data are compared with x y Z.
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The identical sequence takes place for the remaining values of i, using the
branch-metric increments © S i and A S with the locations in the metric and
path memories altered accordingly. Finally, the output information bit is deter-
mined by comparing the number of "Is" and "Os" in the most significant bit (position
32) of each memory location just written into, with the majority state selected for
the output bit.
Although the flow chart in Figure 2-1 indicates a serial operation with the
index processing sequentially from 1 to 32, the decoder actually performs the 64
operations thus represented (two operations for each value of i) in eight steps of
eight operations each. This is done to achieve the desired decoding rate (up to
100,000 information bits per second) while still using low-power CMOS logic. Fur-
thermore, in order to simplify the metric calculator, these operations are so
arranged that only one pair of metric increments, 0 S.^ and A SA , need be
determined for any one of these steps. A related modification is also made in the
ACS and path memory, units where the storage locations are shuffled (relative to
those indicated in Figure 2-1) to simplify the address generators needed to ident-
ify all those locations corresponding to a given metric-increment pair.
The branch (or node) synchronizer implemented in the Viterbi Decoder brass-
board was motivated by an examination of the null-space of the Odenwalder K=7,
rate 1/3 convolutional code. It can be verified that any 3..Q-symbol error-free
code sequence v of this code is or'hogonal to the MAO -6) x ZY matrix
Oil 010 110
110 100 000 110 101
Oil 010 110
110 100 000 110 101
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That is, Fry a 0 for all sequences generated by the convolutional encoder. This
statement is true, however, only if the sequence v begino at a node in the code
true. If v begins with either of the two other symbols in a code tree+ branch,
in contrast, and if the encoder input sequence is random, fiv is a random sequence
of ones and zeros.
Note that rows two and three are orthogonal on two bits. This property is
exploited as follows: The sign bit from each decoder input is read into a 15-bit
auxiliary shift register and the modulo-two sum formed of the contents of the
register's 1st, 3rd, 12th, 14th and 15th stages, a second modulo-two sum formed
o. the contents of its Hth, loth and 11th stages, and a third modulo-two sum
formed of its 5th and 6th stages. If the shift-register's contents are properly
framed and if th polarity of its inputs is correct, all three parity checks will
agree, at least in the absence of errors. (I.e., the first and third of these
parity checks correspond to the second row of H and the second and third to the
third row of H.) If the framing is correct but the polarity reversed, the first
and second parity check will agree, again, at least in the absence of errces, and
will equ.l the complement of the third parity check (since the latter is the only
one based vn an even number of bits). 	 if the framing is incorrect, however, it
is easily demonstrated that the three parity bits will be randomly related.
(Note that all vectors in H are cyclic shifts of the two vectors actually used.
Consequently, all code information available to the Viterbi decoder is used in
the synchronizer, although, of course, much less thoror;hly.)
\4
The results of these parity-check comparisons can, therefore, be used as an
indicator of correct or incorrect node synchronization. If, in particular, all
three parity checks agree, an up-down counter is incremented; if the first two
agree but disagree with the third, the same up-down counter is decremented; in
any other situation, the counter is neither incremented nor decremented. The
process is repeated when the next bit is read in to the shift-register but with
a second up-down counter, and again with the third input bit and a third up-down
counter. The whole sequence begins again with the fourth input so that, in
general, the ith input causes the j th up-down counter to be incremented or de-
cremented with j = i (mod 3). 	 It is readily verified that the up-down counter
associated with the properly framed code sequence is more likely to be augmented
(decremented) and less likely to be decremented (augmented) when the polarity is
correct (reversed) than are either of the other two counters, even in the pre-
sence of errors. Correct node synchronization is thus estimated by observing
-7-
which of the counters first reaches a predetermined positive or negative thresh-
old T. Further, a negative threshc,tl crossing indicates an inverted decoder input
so that all node synchronization and sign ambiguities are resolved simultaneously.
2.2	 General Implementation
A complete block diagram of the decoder is shown in Figure 2-3. The 3-bit
quantized demodulator output is received by the Metric Calculator logic where
the branch metric calculations are performed. The resulting 5-bit metric increment
numbers ( Q S) are used two at a time in the add, compare, select (ACS) arithmetic
section. This arithmetic section is divided into eight identical units, each of
which performs eight ACS operations in one bit-time period.
The results of the 64 decisions made in the ACS unit are sent to the path
memory in the output selector sect-on. The path memory is divided functionally
into eight indentical groups of S words by 32 bits in a one-to-one correspondence
with the ACS metric memory. During one information-bit period, data are read from
one memory and stored in a second duplicate memory. The memory roles are reversed
during the following bit periods the second memory is read and a write performed
into the first. The output bit is determined by comparing the number of Il ls" with
the number of "Os" in the oldest bit position for each path and selecting the one
occurring more frequently.
Synchronization logic receives the most significant bit of each input symbol
and resolves from these the node and phase ambiguities.
In the self-test mode a fixed data pattern is presented to the metric calcu-
lator section and the resulting decoder output compared with an appropriately
delayed version of the same pattern.
Finally, a timing and control section provides the sequence, sub-sequence,
control functions and output clocks for the decoder.
Each of these decoder subunits is described in detail in the following
sections.    
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2.2.1 Metric Calculator, Node Synchronizer and Control Logic
A block diagram of the metric calculation logic is shown in Figures 2-4
and 2-5. Detailed logic for this section is shown on drawing VDBD#1, Sheets 1
and 4.
Input symbols are received at the decoder with three DM®BL12 1 low power TTL,
level translator gates which receive the 5 volt interface signals and output them
at the 10 volt CMOS logic levels. The translator outputs are fed into an and-or-
select (AOS) unit which provides selection of either the normal input symbols or
the internally generated uelf-test symbols. Each output of the AOS unit is
exclusive-ored with the complement signal which is generated by the node synchron-
ization logic. In the soft-input mode all three inputs are passed on to the
storage registers; in the hard-input mode, the most significant symbol bit only
is used for all three inputs. The first two symbols are loaded into buffer regi-
sters lA and 2A, while the third symbol is loaded directly into holding register
3B. At the time symbol #3 is loaded into 3B, tho contents of registers lA and 2A
are transferred into holding registers 1B and 2B, respectively. This data trans-
fer initiates the decode operation which is completed before the third symbol of
the following group is received.
Data represented by the three 3-bit numbers in the registers are added in
either the true or complemented form depending on the specific branch metric
increment being determined. The output of the two adder circuits then represent
the metric increments A Si and 0 ri.
,Ls  Control Logic
The logic shown on the left-center section of Figure 2-4 generates the
true/complement control signals TC1, TC2 and TC3 for the r °'-`°-- '^ ­r
 3B, respectively. The binary counter is incremented z
output bit rate to generate the following control pattern:
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2 - 111
3-101
4 - 010
5-110
6-001
7-011
8 - 100
A logic 110" provides a "true" output, and a logic 11 1" provides a "comple-
ment" output. With respect the the flow chart of Figure 2-1, the control function
000 yields the metric increments AS 1  and A5 1. The next control ill yields the
same quantities, A Si and 0 S 1 , but in reversed order, etc.
Logic in the lower-left of Figure 2-4 is for symbol clock select. In the
decode mode, the external symbol clock is level-translated and selected for use
as the symbol load clock. An internally generated symbol clock is selected in
the self-test mode.
Three-Number Adder
Logic for the three-number adder is shown in Figure 2-6. Inputs from the
three holding registers are added to generate the five-bit branch-metric incre-
ment, A Si . An identical circuit receives thu inverted branch-metric increment,
n Si . The small scale integrations(SSI) logic used for the adders is of silicon-
on-sapphire (SOS) technology made by Inselek Co.
Symbol Load Control Signal Generation
Signals for loading the two-bufx'er registers lA and 2A, and the three
holding registers 1B, 2B and 3B are generated by the logic of Figure 2-7. From
these signals are derived the signals for clocking the three up-down counters
in the node synchronization logic.
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Decoder Output Clocks
Output clocks at 0 0 and 180° are provided at the information bit rate. The
Load 2A signal is buffered into the 9614 driver gates connected to provide the two
clock phases (VDBD #1, Sheet 1). The clock duty cycle is one-third.
Node Synchronization Logic
Node synchronization logic is comprised of the following sections:
Node-sync shift register, node-syn-- up/down counters, enable sync-change logic
and node sync control logic. Detailed logic is shown on Drawing VDBD 03, Sheets 2
and 3.
Node-Sync Shift Register (Figure 2-6)
The 15-bit node-sync shift register receives each symbol MSB at the symbol
clock rate. Selected register outputs are exclusive-ored to produce three signals
A, B and C. From these signals are then generated the up/down count, and inhibit-
count control signals.
Node-Sync UP/Down Counter (Figure 2-9)
Three 6-bit binary up/down counters are required for the node synchronization
M implementation. Each 8-bit counter consists of twc CD9029 4-bit up/down counter
units. The counters generate overflow signals at the count of 64 when counting
up, and generate underflow signals at count of 0 when counting down. When any one
counter overflows or underflows, all three are then reset to a count of 32.
---	 Node-Sync Control Logic
The synchronization action to be taken is determined according to the overflow
or underflow indication from a counter, as follows:
Counter #	 overflow	 Underfloor
1	 Sync OK	 Complement Symbol
2	 Slip 1 Symbol	 Slip 1 Symbol and Complement
3	 Slip 2 Symbols Slip 2 Symbols and Complement
Logic for implementing these functions is shown in Figure 2-10. A symbol is
slipped by inhibiting the symbol load clock for one or two periods, as required.
An overflow or underflow from any counter following start-up will set the in-sync
flip-flop shown at the bottom of Figure 2-10 and drive an In-Sync indicator in the
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Figure 2-10
test set.
The clocks for the three up/down counters are inhibited for sixteen symbol
clock times following a change in sync. This allows the sync shift register to
refill with symbols in the correct sequence before any counters are incremented
or decremented. Logic for this function is shown in Drawing VDBD 01, Sheet 2.
Enable Sync-Change Logic
Figure 2-11 is a block diagram of the logic required to generate the enable
sync-change signal. Detailed logic is located on Drawing VDBD #1, Sheet 3.
At decoder start-up, the Enable Sync F/F forces ENSYNC CHANGE signal to the
true state until either a complement signal or an inhibit syrobol load clock sig-
nal is received.
A four stage up/down counter, EE9 controls resynchronization following
start-up. The counter is initialized to the count of one and counted up or down
according to the node sync up/down counter oWiputs. If counter 41 overflows,
indicating correct sync, EE9 is incremented twice. A coun ter #1 underfloor, or
a counter # 2 or #3 underflow or overflow decrements EE9. When the count of sixteen
is reached any additional up-counts are inhibited. If the counter is decremented
to zero, the signal RESYNC is generated which in turn activates the ENSYNC CHANGE
signal allowing decoder resynchronization.
A resynchronization test point which can drive a test set indicator is
generated by flip/flops DB43 and DF44. The first ENSYNC CHANGE signal transition
at start-up is trapped in DB43 which enables flip/flop DF44. The next ENSYNC
CHANGE signal transition will be trapped in DB43 and the RESYNC test point
energized.
Decoder Input Timing
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Timing for input symbol load signals and node synchronization counter increment
and control signals is shown in Figure 2-12. All time intervals in this section are
derived from the symbol clock which is variable according to the input symbol rate.
Self-Test Symbol Generator
The decoder self-test concept requires the generation of a pseudo-random bit
pattern which is encoded and presented to the decoder in 3-bit symbols. The de-
coded output is then compared with the output of the pattern generator shift
register. A block diagram for the pattern generator and encoder is shown on
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Figure 2-13. Detailed logic is located on Drawing VDBD 01, Sheet 3.
The pattern generator is a 7-stago Convolutional encoder shift register
with the modulo - two uum of the contents of the third and fifth stages fed back to
4 generate Y pseudo-random sequence of length 31. The diagram shows two additional
stages added to the shift-register serial output to provide the 33-bit delay car-
responding to that through the decoder with a path memory length of 32 bits.
Self-Test Control Logic (Figure 2-14)
The transition from decode mode to self-test mode initiates a Iteset 1 pulse
which resets the entire decoder. An internal symbol clock is then generated at
approximately 250 KHz to clock the self-test symbol generator and the symbol load
control logic. The 250 KHz basic clock frequency is provided by an H /C oscillator
circuit.
A bit delay interval at least equal to the path memory length plus sync
acquisition delay is required before a valid 01a put comparison can be made. Two
CD4024 7-bit counters were chosen to provide a 128 bit delay.
Sequence Logic (Figure 2-15)
Sequencer timing for the decode operation is derived from a 6.5 MHz local
crystal oscillator which is divided by 8 to produce the 154 nsec. time pulses, TI
through T8. 'These pulses are in turn divided by 8 to generate sequence pulses 1
through 8, each of 1.23 µsec duration. Logic selected for the sequencer is
Inselek SOS '.WS which operates at the required frequencies without excessive
propagation delays. Detailed logic is shown on Drawing VDBD #1, Sheet 3.
The sequencer is started upon receipt of the third symbol which enables FF
ST1 to be set on the next positive transition of the local oscillator. The output
of ST1 sets ST2, enabling the time pulse generator and allowing the counter to be
advanced from T1 to T2 on the next rising clock edge. Time pulse generation con-
tinues through T8, then repeats. On the trailing edge of the T8 pulse, a carryout
signal is generated which clocks the sequence generator from sequence 1 to oequence 2
The end of sequence 8 indicates completion of thu decode operation for one
output bit. Flip-flop ST3 is set, ST2 is reset, and the sequencer operation is
halted until the third symbol is received for the next information bit. The time
required to synchronize the symbol -load clock the GSC signal before start of a
new cycle is greater than was anticipated. The maximum bit Late for the decoder
-23-
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is therefore limited to approximately 99 KSPS with the existing 6.5 MHz oscillator.
The use of a slightly higher frequency oscillation would allow the sequence to be
operated at the 100 KDPS rate. Sequencer timing is shown on Figure 2-16.
A sequence flip-flop provides the odd-even sequence indication for control
signal generation. The flip-flop is reset to odd sequence and clocked to even
sequence when tho sequence generator advances to sequence 2.
An °9utput-bit cycle indication is required for ACS and path memory read-write
control signals. The cycle flip-flop shown on Figure 2-25 provides the odd-even
cycle indication which changes every Its sequence time.
ACS Control Signals
Detailed logic for controlling the ACS memory address increment, and for
generating the read, write and normalization signals is shown on Drawing VDBD #1,
Sheet 3.
Path Memory Control Signals
Logic for the path memory address and read-write control signal generation
is located on Drawing VDBD #l, Sheet 4.
2.2.2 ACS Logic
The logic for ACS Group #1 is shown in Figure 2-17, and is typical for each
of the eight ACS groups. Detailed logic for each ACS group is shown on Drawings
VDBD #1, Sheets 1 through 8.
The 5-bit number A S 1 is presented to the upper 8-bit adder, along with the
8-bit accumulation sum, S l , read from MS1 memory. At the same time the 5-bit
number A S 1 is added to the 8-bit sum, S 33 (M9-1 through M9-8), read from the
MX9 memory. The outputs of both adders are compared and the smaller sum is gated
through the and/or select gates to MY1 memory location Ayl. The comparator result
is also sent to path memory control for the first of eight path memory sections.
uy
This and analogous operations in each of the other seven sections complete the ACS
action for the first of eight sequence intervals. During the subsequent sequence
intervals, the above operations are repeated with, for example, 0 Sl added to the
same S1
 sum in the upper adder of the first section during the second interval,
uN	 while A S1 is added to S 33 in the lower adder.
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The lesser of these new sums is selected and stored in Ay2. The ACS operation
for one information bit is completed during the eighth sequence interval where A S4
plus S 4 is compared with n 5 4 plus S 36 and the smaller sum stored in memory tfy2,
location AyB.
Normalization of Accumulation Sums
The need for normalization of the accumulated sums is determined by counting
the number of "1s" in the most significant bit (MSB) position of all 64 accumulation
cua-s.. stored during one output bit interval. If all 64 positions are a "1" at the
end of the interval, then during the next interval each MSB is complemented to a
logic "0" as it is read from memory. Examining the MSB from all eight ACS units,
each sequence interval reduces the actual count required to 8. Logic gates Cl on
Figure 2-17 generate the two signals NORM 1 and NORM 2, when all MSB's are a logic
"l". This occurrence increments a counter in decoder board 91. At the end of the
bit interval (eight sequence intervals) if all 64 MSB's are Il ls", the the count
will equal B. in this case a NORMALIZE signal is sent to X-OR gates Z30 and Z40,
complementing each MSB logic "1" as it is read from memory during the following bit
interval.
Memory Organization
Figure 2-18 shows in part, the organization of the 32 ACS memory units. The
interconnections are shown for the function of reading Ax and writing Ay. A single
example of the interconnection for the opposite function is shown with the dashed
lines.
The particular memory address organization is shown in Table 2-1. This organ-
ization was dictated by the A S metric sequence which in turn was selected so that
only two 0 S adder circuits are requried. The savings in logic here was achieved
with no additional logic in the ACS area.
As shown in the upper section of Figure 2-18, Ax locations Ax 1-4 are read
from one memory, while locations Ax 33-36 are read from another memory. These two
sums are added with the proper A S numbers, .and the smaller sums stored in Ay
locations 1-8. Each memory location on the Ax side is read twice during this inter-
val, producing two new sums which are written into the Ay side.
When the memory functions are reversed in the following bit interval, then
Ay locations 4-8 and 33-36 are read at the same time, as shown by the dashed lines,
and the smaller ACS result stored in Ax locations 1-8. The "OR" functions between
-30-
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Table '.:-1
ACS MEMORY MAP
Memory Physical Memory Read Write
Unit Location Contents Sequence Sequence Input Selected From
1 Sl 1,2 1 S1+ AS1,S33+ ASl
2 S2 3,4 2 ; 1+ ®S-1,S33 +GSj
1 3 S3 5,6 3 S2+6S2,S34+6S2
4 S4 7,8 4 S24-Lr2,S34+6S2
5 S7 1,2 7 S4+ 6 S4, S 36+ inN4
2 6 S8 3,4 8 S4+65-4,S36+6S4
7 S5 5,6 5 S3+6S3,S35+AT3
8 S6 7,8 6 S3+69-31S35+SS3
9 Sll 1,2 7 S6+ 6S4,S42+ SS4
3 10 S12 3,4 8 S6+6S4,S42+LS4
11 S9 5,6 5 S5+„.s3,S37+&93
12 S10 7,8 6 S5+II5-3,S37+6S3
13 S13 1,2 1 S7+ BS^^ ^^ ,S39+ A51
14 S14 3,4 2 S7+Lgl,S39+AS1
4 15 S15 5,6 3 S8+ in' S2,S40+AS2
16 S16 7,8 4 S8+pr2,S40+OS2
17 S18 1,2 5 S9+ 6S3,S41+ AS3
18 S17 3,4 6 S9+693,S41+AS3.-5
19 S20 5,6 7 S10+ 6S4, S42+ AS4
20 S19 7,8 8 S1O+AT4,S42+AS4
21 S24 1,2 3 S12+ OS 	 S44+ AS2
6 22 S23 3,4 4 S12+SSZ,S44+AS2
23 SP2 5,6 1 S11+6S1,S43+Ag-1
24 S21 7,8 2 Sll+Arl,S43+,&S1
25 S25 1,2 2 S13+OS1,S45+AS1
7 26 S26 3,4 1 S13+,5S1,S45+@Sl
29 S27 5,6 4 S14+0r2,S46+AS2
28 S28 7,8 3 514+6S2,S46+692
29 S31 1,2 8 S16+6S4,S48+A54
8 30 S32 3,4 7 S16+ QS4,S48+ Aso
31 S29 5,6 6 S15+4133,S47+AS3
32 S30 7,8 5 S15+6S3,S47+633
-33-
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Table 2-1
(Continued)
Memory Physical Memory Read Write
Unit Location Contents Sequence Sequence Input Selected f=rom
33 S33 1,2 4 S17+6Z-2,S49+6S2
9 34 S34 3,4 3 S17+LDS ,S4e9+652S18+46,550+05135 S35 5,6 2
36 S36 7,8 1 S18+ 6S1,S50+6$1
37 S38 1,2 6 S20+6S3,S52+6S3
10 38 S40 3,4 5 S20+4SS'052+6'ST3339 S37 5,6 8 S19+69,551+65l
40 S38 7,8 7 S19+4S4,S51+6S4
41 S43 1,2 6 S22+ 68,354+6S3
11 42 Sk4 3,4 5 S22+65,554+68'3
43 S41 5,6 8 S21+GS4:S53+A^4
44 S42 7,8 7 S21+6S4,S53+6S4
45 S45 1,2 4 S23+6r2,S55+AS2
12 46 S46 3,4 3 S23+6S2,S55+6T247 S46 5,6 2 S24+[Dgl,S56+6 S^^ ^.
48 Sk8 7,8 1 S24+d51,S56+65-1
49 S50 1,2 1 S25+AS1,S57+68•,
50 S49 3,4 2 S25+418-1,557+6 81
13 51 S52 5,6 3 S26+,OS ,S58+6S2
S26+6S2,S58+6S252 S51 9,8 4
53 S56 1,2 7 S28+pS ,S60+LDS4 a
14 54 S99 3,4 8 S28+684,560+,1S455 S54 5,6 5 S27+AS3,S59+63
56 Sb3 7,8 6 S27+6'93,S59+653
57 S57 1,2 6 S29+6S3,S61+6S3
15
58 S58 3,4 5 S29+ 6.S3, S61+,659 S59 5,6 8 S30+68p,S62+6S g
60 S60 7,8 7 S30+6S4,362+_A9
61 S63 1,2 4 S32+6S2,S64+6SS2 t
16 62 564 3,4 3 S32+6S ,S 64+68Z63 S61 5,6 2 S31+ 6,43+65j
^ y 64 S62 7,8 1 S3l+pS1,S63+®Sl $
s
7
a ° -39-
rs
{
q
n,	 k1
_
,!-p
Ax and Ay memories is accomplished through "wire-oring" of the memory outputs.
Memory Addressing
on the lower left side of Figure 2-18 is the MY memory address and enable
logic for the entire ACS board. The corresponding logic for the MX memories is
S'
	 on the upper right side of Figure 2-18.
All memory addresses (cf. Table 2-1) are read sequentially during the read
operation. In order to allow this sequential addressing while reading, certain
'i	 units, 142, M4, M8, M9 and Mll, must be addressed, when writing, in a 3, 4, 1, 2
it
	
	
sequence; M13 and M6 are addressed in a 2, 1, 4, 3 sequence: M5 and M14 in a 4, 3,
2, 1 sequence; and the remainder are addressed in the normal sequential manner.
The memory enable signals shown in Figure 2-18 are used as part of the
address control during write operation. When the address count is below 4, the
memory locations 1-4 are enabled, while locations 5-8 are enabled when the count is
4 or greater.
ACS Timing
The timing diagram for the ACS section is shown in Figure 2-19, All time
periods are based on a maximum information bit rate of 100 K bits per second. For
lower bit rates, the decoder operates at the same rate, then halts in an idle state
until the next three input signals are received.
The 10 µsec bit period is divided into eight 1.25 µsec sequence intervals.
Each sequence interval is then further divided into eight time pulses, T1-T8, of
156 nsec duration.
The memory address is changed at the start of the T1 time and the read output
allowed to ripple through the adder/comparator combination. No data set-up time is
required for the memory units; a maximum hold time of 40 nsec is sufficient. The
CMOS memory unit is the 4 word by 8 bit, RCA 4036.
2.2.3 Path Memory Logic
This section consists of the path memory and the associated output bit selec-
tion logic. The path memory (reference Figure 2-20) is implemented with 128 CD4036
memory units. These units are connected to provide dual 64 word by 32 bit memory
sections, B1-B46, and R1-R46. The 64 words are then subdivided into eight 8-word
functional groups. The ACS comparison result from group number one is used to
determine whether to read from B1-B4 in MB1, or from B33-1336 in MB9. Data from
-35-
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the selected memory, bits 1-31 are then written into locaticn Rl of MR1, bits
2-32. A 1 or 0 is written into bit 1 u PM1 AUG., depending on the result of the
comparison. Detailed logic diagrams for the path memory are on Drawings VDBD
03, HA and 05.
Patti Memory Addressing
The path memory addressing organization is the same as that for the ACS memory
described in section 2.2.2. Address and enable logic is shown in Figure 2-21.
Memory Read Control
Logic for controlling the read signals to each memory is shown ar t
	 2-22.
The eight score signals from the ACS sections are level converted front +10 VDC
logic to +B VDC logic with buffers B14 and E15, then trapped in flip-flops EJ through
	
u.,	
zx2.
When the Read MA signal is received during the odd cycle, it is directed to
one memory in each group, according to the trapped scores. Identical selection
gates are provided for MR memory read control during even cycles.
Typical Path Memory Functional Group
The interconnections for one-half of a typical path memory group, in this
example MB1 and MB2, are shown on Figure 2-23. The remaining half of the group
consists of MR1 and MR2. This sheet serves as a master for all sixteen similar
sections. Control signals and PM input and output numbers are assigned to comply
with each location.
output Bit Selection
Logic for output bit selection is shown in Figure 2-24. The output bit is
selected by counting the number of logic "ls" in the oldest bit position (bit 32) of
all 64 memory locations. if the count is less than or equal to 32, then the output
is a logic 0; if the count is greater than 32, the output is a logic 111".
One 5-stage counter is multiplexed between two path memory groups, requiring
a total of four counters. A memory in each group is loaded once per sequence inter-
val. The write input for bit position 32 is brought out for each group (labeled
MSB on the drawing) and connected to the and-or-select gates. Data being written
into memory is held long enough to be strobed into the counter by enable signals
	
- 
YI+	
EN1 and EN2.
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IP011Owing the eighth •sequence interval which is the and of the bit interval,
the contents of the counters are added and compared with binary 32 for the output
indication. This indi r dtion is clocked into a flip-flop anA - -nt to VUBD 01,
Sheet 1, where it is 'evel converted to a 9614 TTL output driver. I'he counter
inputs are level converted from 8 to 10 volts and the output counters, adders
and comparators are operated at 10 VDC.
Path Memory Timing
Basic timing for the path memory is shown in Figure 2-25. The output bit is
available at the end of sequence 2 of the following bit interval.
Path Memory Packs ig n^3
Path memory logic is packaged on three Augat 54-row universal packaging
panels. Each of two panels holds 48 memories, while the remaining 32 memories are
mounted on the third panel, along with the addressing and output control logic.
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'.II. TEST SET DESIGN AND IMPLE14LNTATION
The major function of the test set is to provide noise modulated data to the
Viterbi Decoder. It perfo;caj this function by encoding random data (changing at a
variable rate of up to 100 KBPS) with a rate 1/3 convolutional encoder. It modifies-
this data with the output of a random noise generator and transfers the resultant
data as three parallel bits at three times the original data frequency. This data
is sent to the Viterbi Decoder along with a clock. Data returned from the Viterbi
Decoder is compared with the original data and the number of errors generated can
be recorded by an external counter. Figure 3-1 is a general block diagram of the
test set with each block containing the figure number of three more detailed block
diagrams. Each block in Figures 3-1, 3-2, and 3-3 contains Elio sheet number of the
logic diagram wherein it originates.
The Random Data Generator (Figure 3-2) consists of a 24-stage SR (shift regi-
ster) wirh appropriate exclusive OR Circuits feeding back various outputs into the
first stage. A data SR of up to 48 stages is provided to accoimcodate the delay of
the data in moving through the path memory in the Viterbi Decoder to insure that
the returned data will be in phase with the original data at the data error compar-
ator. The decoder clock from the Viterbi Decoder will assure that the two data
signals are compared at the proper time. The Convolutional encoder input consists
of seven lines from the random data generator. The resultant data is sequentially
presented on the encoder output at three times the data generator rate.
The Noise Encoder (Figure 3-3) combines the output of the noise comparators
with the convolutional encoder output and the resultant three outputs are stored in
D flip-flops. The outputs of these flip-flops are Data BITS 1, 2, and 3 for the
Viterbi Decoder.
The Symbol Error Comparator (Figure 3-2) compares the encoder output with the
three data bits. The symbol errors generated by the noise can be counted with an
external counter.
The Noise Generator (Figure 3-3) consists of 6 ROM memories (256 x 8);
5 twenty-one bit D-registers; a random noise generator; 7 twenty-one bit compara-
tors; a noise generator encoder; a two-stage counter and a priority encoder.
.s The original noise source used one 63-stage shift-register rather than the
j
J
	19-, 20-, and 23-stage shift-registers now being used. The 63-stage shift-register
v,
"	 had several deficiencies that were substantially eliminated by changing to the
f
shorter registers. The periods of the overall sequences generated by the two
i	 pis
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methods are of the same order of magnitude (roughly 10 4 years znd 3 x 10 4 years:,
respectively).	 The 63-stage register, however, takes the full 10,000 yearn to go
r
through all of its states whereas each of the shorter registers goon through all of
its states in roughly 1/2 second. 	 The long register thus cycles through only Un
infinitesimal fraction of its possible states during any one run while each of the
short registers completes a number of cycles. 	 As a consequence, the long register
can spend an untire run in a relatively atypical portion of its sequence. 	 This
defect was compounded by the fact that trinominal feedback was used to generate
the sequence.	 If the register cells were rich in zeros at the beginning of a run
(which they tended to be even without the "initialize" switch in the ON position)
they would stay rich in zeros for some time.	 This resulted in an atypically bursty
noise environment and biased the results accordingly. 	 The effect was negligible
'
at low signal-to-noise ratios but introduced a degradation of roughly 1/2 dB at
3
bit error rates of 10 16 .	 Althaugh the two generators resultc in identical first
order statistics, the second approach was felt to be more representative of the
anticipated noise in that it is able to cycl,i through a full range of "typical"
states during any one run.
The desired noise and threshold levels are obtained by setting the threshold
switch (53) and the SIN dB switch S2.	 Sixty-four lines from S2 are inputs to a
priority encoder whose output generates the six least significant bits of the ROM
address.	 The two-stage counter determines the two most significant bits of the
ROM address.	 Whenever the start button is depressed a sequence of pulses IA1, IA2,
and IA3 increment the two-stage counter.	 The contents of the ROM's are stored in
registers A, B, C, B and F as indicated in Figure 3-6. 	 A burst of twenty-one 10 MHz
pulses	 shift the data in the 63-bit noise shift register. 	 The twenty-one output
lines from this noise register are compared with the noise data from registers A, B,
C, D, B, F, and G.	 The 7 comparator outputs 	 (NA, NB ...... NG) are inputs to the noise
generator encoder.
The Timing Generator (Figure 3-5) consists of a 10 MHz oscillator; 8-stage
Johnson Counter; 6-stage binary counter; a 7-counter burst generator timing logic
and control logic. The HALT button resets all counters and presets the noise gen-
erator shift register and data generator shift register to anone in the first stage
and zeros in the remaining stages if the corresponding initialize switch S5 (Figure
^v
2) and S9 (Figure 1) are in the up position. If S5 and 59 are down, the HALT
t	 switch has no effect; thus the register contents remain random. Depressing the
-47-
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:start switch will first load the A, B, C, E and r registers with the noise data
from the ROM's, next the noise generator shift registers are shifted 7 times.
The resultant data from the Noise Generator Encoder (Figure 3-3) is stored on
the 3 bit lines, the 300 KHz clock will sample the data at the Vitarbi Decoder.
The 7-burst counter is preset and a second burst of 7 pulses is applied to the
noise generator SR. upon completion of this second burst the second group of data
occurs as levels on the 3 bit linen. The multiplex counter has been incremented
each time to select sequentially each of the three lines to the multiplexer.. The
sequence is repeated a third time after which the third out of data levels appears
on the three bit lines. After the third 300 Ktiz square wave pulse a Data Shift
pulse is generated moving the data in the Random Data 5R one place. Now all the
aforementioned sequences repeat except the memory registers contents are not
changed.
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rIV. TEST AND TRADEOFF RESULTS
output Selection Algorithm Tradeoffs
The error rates observed using various path lengths and output selection
algorithms are plotted in Figure 4-1 as a function of the signal-to-noise ratio
(i.e., ratio of signal enerty to noise spectral density). The results summarized
in Figure 4-1 were obtained using a soft-decision threshold spacing of 0.6 °
n'
The effect of varying this threshold spacing is indicated in Figure 4-2. The major
conclusions to be gleaned from these results are: (1) The majority vote output
selection algorithm results in a performance degradation of about 0.05 dB relative
to the minimum metric algorithm. (Spot checks indicate that the arbitrary oldest-
bit algorithm, in contrast, results in degradation of the order of 0.3 dB). (2)
The improvement obtained by increasing the path length from 32 to 39 bits in negli-
gible using either the minimum-metric or the majority-vote algorithm. (3) The
optimum soft-decision threshold spacing is between 0.5 ° n and 0.6 v   for most
signal-to-noise ratios of interest. The optimum spacing dues increase slowly with
signal-to-noise ration, however. on the basis of the results observed at high
signal-to-noise ratios, we conjecture that a spacing of 0.7 ° n or greater is
optimum for ratios exceeding 5 dB. In any case, the minimum-metric and the majority-
vote algorithms are both relatively insensitive to the threshold spacing for any
spacing in the range of 0.4 ° n to 0.7 an.
since the majority-vote output selection algorithm is only slightly inferior
to the minimum-metric rule and since the advantage of increasing the path length
from 32 to 39 bits is negligible, the majority-vote method was implemented in the
brassboard and the path memory limited to 32 bits. The increase in hardware com-
plexity associated with either the minimum-metric rule or with the increased path
length does not appear to be justified by these slight improvements in performance.
Branch Synchronizer Tradeoffs
The performance of the baseline branch synchronizer is depicted in Figure 4-3.
The two curves represent the synchronization delay in information bits as a function
of the signal-to-noise ratio for two up-down counter thresholds, T = 32, and T = 64
(cf. Section 2). The dashed lines indicate the synchronization delay to the first
acceptance, the solid lines indicate the delay to the first correct acceptance. In
both cases, the synchronizer was able to retain synchronization at all test set
signal-to-noise ratio settings greater than -3 dB.
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A more conventional branch synchronizer was breadboarded and tested in order
to establish performance data against which to compare the baseline synchronizer.
This synchronizer is conceptually straightforward and not difficult to implement.
u	
It functions by allowing the Viterbi Decoder to begin decoding at an arbitrary
position (i.e., at any one of the three possible branch sync positions with any
one of the two possible polarities) and, after a 4-bit delay (with ^e the path
memory length), it monitors the oldest bits in each of the 64 paths.	 It all of
these bits are the same when an output bit is selected, it augments a "unanimity
counter"; if not, it augments a "non-unanimity counter."	 If the unanimity counter
reaches the count of U before the non-unanimity counter reaches U, it accepts the
current position (and polarity) as correct. 	 If the non-unanimity counter first
reaches U, either the sync position is slipped or the polarity changed and the
procedure begins anew.	 The position and polarity are alternately changed until
an acceptable (i.e., presumably the correct) position and polarity are found.
Various values of U and U were tested in order to find the most efficacious
settings.	 Table 4-1 lists the lowest signal-to-noise ratio at which the resulting
synchronizer could retain branch synchronization as a function of U and U.	 The
propensity for false-sync is also indicated in Table 4-1.	 This refers to the tend-
ency for the synchronizer temporarily to accept an erroneous sync position during
acquisition.	 In every case, however, the false position is quickly rejected and
r:
4
correct	 sync eventually found. 	 This, of course, increases the amount of time
needed for correct synchronization. 	 Nevertheless, a small U, U setting might
^A
result in a faster sync acquisition than a larger setting, even though the former
involves a number of false attempts before it finally succeeds, since each indivi-
dual decision requires less time.
3
S
Acquisition delay measurements were made with U = 32 and U = 64 and with U = i
256 and U7 = 128 in order to estimate the efficacy of this approach.	 since false
syncs made direct measurement of the acquisition time difficult, the following
indirect method was used:	 Acquisition delay measurements were taken under two f
`	 conditions, one in which the synchronizer was set to begin testing the correct
k
w
t^
position immediately and one in which it was set so that it had to test all six
possibilities before reaching the correct position.	 In the latter case, the number
m of positions tested and rejected before the first acceptance (either correct or
false sync) was also recorded.
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TABLE 4-1
Counter Settings for Alternate Branch Synchronizer
U U
Frequency of
False
Syncs
Lowest SIN Ratio
Without
Loosing Sync
32 64 High 2.3	 dB
128 128 Moderate 1.46 dB
128 256 High 1.46 dB
256 128 Zero 1.46 dB
256 256 Low 1.46 dB
512 256 Zero 1.46 dB
512 512 Low 0.41 dB
since
8(m)
	
(1	 + 2(1	 + 3(1	 13 9 3 + 4(1	 13	 + 5(1
with fl the probability of false acceptance and a the probability of false rejection,
JM and since a	 0 for all U and U settings of concer,si here, the average m of the numbers
A
m thus provides an estimate P of	 Further, since the expected number of false
syncs before correct sync when	 false positions are tested before the correct
position is tested is
00
the expected search time is
5
A
n	 +	 A	 A
T	
n 3n 2
	 +6	 0	 6
0
A
n	 + —2 n 2 	+	 /2	 n3
where n
1 is the expected test 'time (in information bits) needed to accept the cor-
rect sync position, n2 the expected time to accept an incorrect sync position and
nthe expected time to reject an incorrect position.
	 The quantities nl , n., and3
n3 were directly estimated by, respectively, the average number of bits needed for
a decision when the correct position was the first tested, the average number needed
when the first incorrect position tested was accepted, and the average of the number
of bits needed to make the first acceptance minus the expected number needed for
that final test (nor n 2 ) divided by the number of rejections prior to the first1
acceptance.
The results of these measurements and calculations showed an expected sync
acquisition time remarkably independent of the signal-to-noise ratio.
	 When U - 32,
U = 64, the average acquisition delay varied from 430 bits at SIN - 2.3 dB to 400
bits at an infinite signal-to-noise ratio.
	 similarly, when U = 256, U 	 128, the
average delay remained almost constant at 800 bits as the signal-to-noise ratio
ranged from 1.46 dB to infinity.
	 These results are also indicated an Figure 4-2.
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This alternate branch synchronization technique thus appears to be reason-
ably effective. Since it is slower than the baseline approach, however, and
	
n	 since it is unable to retain synchronization at low signal-to-noise ratios, the
baseline approach was implemented in the brassboard. The up-down counter threshold
T was set at 32 since the s`gsulting synchronizer is faster, at most signal-to-noise
	
u.	 ratios of interest, than whe. T m E4. This setting is easily changed, however,
should more rapid acquisition be desired at signal-to-noise ratios of less than
1 dB.
Bower Consumption
Power consumption calculated from measured current for the decoder totaled
approximately 2.6 watts, with the power breakdown per voltage as follows:
10 VDC @ 180 me = 1.8 watts
8 VDC @ 65 ma B 0.52 watts
5 VDC @ 60 ma = 0.30 watts
TOTAL = 0.62 watts
in the preliminary design it was planned to operate the synchronizer and
self-test logic at 5 VDC to save power. in the final design, however, the number
of level conversion gates required for the interface between the 5 and 10 VDC
turned out to be fifteen. It was decided, therefore, that little if any power
savings would be realized, considering the additional logic requirements.
The preliminary power estimation of 0.5 watts for the path memory was based
on operation of the memory devices (CD4036) at 5 VDC. Interconnection capacity
in the brassboard, however, requires a minimum path memory voltage of approximately
7.2 VDC for proper operation. Below this voltage the rise and fall times of the
memory output signals become excessive. An 8 VDC source was, therefore, provided
for the path memory from a regulator circuit driven by the 10 VDC power supply.
r
	 LSI Implementation
The Viterbi Decoder brassboard was partitioned to facilitate eventual LSI
."	 implementation. Tha ASC and path memories, in particular, have highly regular
	
!y	 organizations readily translatable to either monolithic or hybrid LSI. For the
relatively low production volume anticipated for the Space Vehicle Viterbi Decoder,
the hybrid approach merits serious consideration. It can result in packaging den-
sities comparable to those attainable with specially developed monolithic chips
z	 hli
is	 ti	 6
4
r
y	 at considerably reduced development cost. For this reason, the major emphasiri
U
	
	
concerning possible LSI implementations for the Viterbi Decoder involved the
hybrid approach.
The packaging technique resulting from this study is shown in Figure 4-4.
The path memory entails the use of thick-film hybrids. Tito 128 chips comprising
the two path memories are partitioned into eight identical circuit groups, each
packaged as a hybrid circuit containing 16 CMOS chips. The high density of
parallel connections required in each hybrid is satisfied using three, thick-
film, etched-back conductive layers. The chips are attached to the substrate
through epoxy die bonding. The chip-to-substrate interconnections are ultra-
sonically bonded aluminum wirer the substrate-to-package interconnections are
TC-bonded gold ribbon. The enclosure for this circuit is a custom-tooled
flatpack with a total of 116 input-output pins. The sealed package size is
approximately 1.5" x 2.0" x 0.16".
Both the Acs section and the remainder of the decoder logic (the metric
calculator, node synchronizer, and control logic) could also be implemented as
hybrid LSI circuits. The resulting reduction in volume is considerably less
dramatic in either of these sections, however, than it is in the path memory.
The ACS section and the metric-calculator-synchronizer-control section could,
in fact, each be packaged on one 4.2" x 5.8" x 0.39" module using flatpack inte-
grated circuits (cf. Figure 4-4) without recourse to any additional hybrid or
monolithic LSI development. The entire hybrid path memory could then be packaged
on a third module having the dimensions 4.2" x 5.8" x 0.49 11 , resulting in an
overall 38 in. 3 decoder package.
The total circuit capacitance in the 38 cubic inch package just described
is estimated to be less than one-half the capacitance in the brassboard decoder.
Since the dynamic power dissipation is directly proportional to the load capaci-
tance, the total power would be roughly one-half the predicted attainable brass-
board value of 2.6 watts, or approximately 1.3 watts.
Maximum Decoder Bit Rate
The maximum data bit rate in the brassboard decoder is approximately 99 KBPS.
Logic delays in the sequencer start/stop logic prevent operation at a 100 KBPS bit
rate with the included 6.5 MHz crystal oscillator. The decoder was operated at
approximately 105 KBPS, however, using an external pulse generator in place of
the internal oscillator. This indicates that the substitution of an oscillator
^JL
-Go-
of ulightly higher frequency would amaily allow opuratimi at a data rate of
100 KBPS or more.
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V. CONCLUSIONS
The Space Vehicle Viterbi Decoder Brassboard has demonstrated that a low-
power, rates 1 /3, constraint-lengtt 7 Viterbi decoder capable of operation of
rates up to 100 KBPS is indeed within the current state -of-the-art. were the
same design implemented using flatpacks for the ACS and control sections of the
decoder and hybrid packages for the path memory, the resulting decoder would
occupy only 38 cubic inches and consume an estimated 1.3 watts of power. Fur-
thermore, this significant reduction in volume could be achieved at a modcst
cost since only one hybrid package need be developed' no monolithic LSI chip
developments are required.
In addition to validating the design concept, the brassboard effort also
accomplished a number of other objectives. it is verified, for example, that
the optimum soft-decision threshold spacing is between 0 . 5 on and 0.6 
1  
for most
signal-to-noise ratios of interest and that the optimum ratio of the spacing to the
noiso standard deviation ° n is a slowly increasing function of the signal-to-noise
ratio. It established that the difference between the majority-vote output selection
rule and the minimum-metric rule is indeed small (the former performing withiei about
0.05 dB of the latter at all signal-to-noise ratios) and that the advantage of in-
creasing the path length from 32 bits to 39 bits is entirely negligible. ( 'Th.,
arbitrary-oldest-path output selection rule, in contrast, was found to introduce
degradations of roughly 0.3 dB.)
Finally, it verified that the stand -alone node synchronizer implemented as part
of the Brassboard is indeed an effective device resulting, for example, in an
average node acquisition delay of less than 200 bits at a 3 dB signal-to-noise ratio
and capable of acquiring and retaining nodes synchronization at signal
-to-noise
ratios of as low as -1 dB.
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